State Machine Design Tips(3)
Consider a pipeline: break the state machine into two or more clock cycles
- Two clock cycles for a state is better than having to slow the clock for the entire state machine
- This basically means to breakup wide input equations using intermediate nodes in the state diagram.