Xilinx Spartan Series

1999-07-01


½ÃÀÛÇÏ·Á¸é À̰÷À» ´©¸£½Ê½Ã¿À.


¸ñÂ÷

Xilinx Spartan Series

Spartan FPGAs ?

Xilinx Spartan Families

Spartan Naming

Spartan Speed Grades

Spartan Meets ASIC Requirements Low Price

Total Cost Management

UltraDenseTM Process

UltraDenseTM Process

Advanced Process Technology eliminates the ¡°RAM compromise¡±

Simple Packaging

Spartan-XL FPGAs

Spartan-XL Global Buffers

Spartan-XL Fast Capture Latch

Spartan-XL CLB Latch

Spartan-XL Interconnect

Spartan-XL Family Voltage Compatibility

Optional 3.3V Clamp for PCI

Spartan-XL Output Drive

Spartan-XL Boundary Scan

Spartan-XL Power Down

Spartan-XL Factory Test Input

Spartan-XL Family Available

Spartan Series Footprint Compatibility

Xilinx Spartan Series

Xilinx Solution for PC99 in PCs and Peripherals

FPGA Challenge (FireWire Example)

FireWire Link Layer Interface Transmit Section

Challenges Facing the Design Engineer

Potential Solutions

Spartan-XL Provide Solution

Reprogrammability

High Performance FIFOs Using SelectRAM Memory

SpartanXL Low Power

Spartan-XL Implementation

Spartan-XL Benefits

Solutions for Low-Cost,High-Volume Applications

ÀÛ¼ºÇÑ »ç¶÷: Steve Gurklys

Ȩ ÆäÀÌÁö: ../idec99_detail.htm

ÇÁ·¹Á¨Å×ÀÌ¼Ç ¿øº»À» ´Ù¿î·ÎµåÇÕ´Ï´Ù.