HierarchyFilesModulesSignalsTasksFunctionsHelp
Prev12
// picoJavaII RTL core
   `DESIGN        `DESIGN(
        .pj_su(pj_su),
        .pj_boot8(pj_boot8),
        .pj_no_fpu(pj_no_fpu),
        .pj_brk1_sync(pj_brk1_sync),
        .pj_brk2_sync(pj_brk2_sync),
        .pj_in_halt(pj_in_halt),
        .pj_inst_complete(pj_inst_complete),
        .pj_halt(pj_halt_in),
        .pj_resume(pj_resume),
        .pj_irl(pj_irl),
        .pj_nmi(pj_nmi),
//        .pj_standby(pj_standby),
        .pj_standby_out(pj_standby_out),
        .sm(pj_scan_mode),
        .sin(pj_scan_in),
        .so(pj_scan_out),
        .pj_clk_out(pj_clk_out),
        .clk(pj_clk),
        .pj_reset_out(pj_reset_out),
        .reset_l(!pj_reset),

        .pj_dcureq(pj_dcureq),
        .pj_dcusize(pj_dcusize[1:0]),
        .pj_dcutype(pj_dcutype[2:0]),
        .pj_dcuaddr(pj_dcuaddr[31:0]),
        .pj_dataout(pj_dataout[31:0]),
        .pj_dcuack(pj_dcuack[1:0]),
        .pj_icureq(pj_icureq),
        .pj_icusize(pj_icusize[1:0]),
        .pj_icutype(pj_icutype),
        .pj_icuaddr(pj_icuaddr[31:0]),
        .pj_icuack(pj_icuack[1:0]),
        .pj_datain(pj_datain[31:0]),

        // The following are dummy ports for performance counter
        .pj_perf_sgnl(),

        // These are ports for test purpose, they are set to non-test mode
        // now, so it shouldn't affect picoJavaII simulation. 
        .dc_test_err_l(),
        .dt_test_err_l(),
        .ic_test_err_l(),
        .it_test_err_l(),
        .bist_mode(2'b0),
        .bist_reset(1'b0),
        .test_mode(1'b0)

);



// Module BIU [Bus Interface Unit]
biu             biu (
        .icu_req                (pj_icureq),
        .icu_addr               (pj_icuaddr[31:0]),
        .icu_type               ({2'b00,pj_icutype,1'b0}),
        .icu_size               (pj_icusize[1:0]),
        .biu_icu_ack            (pj_icuack[1:0]),
        .biu_data               (pj_datain[31:0]),
        .dcu_req                (pj_dcureq),
        .dcu_addr               (pj_dcuaddr[31:0]),
        .dcu_type               ({pj_dcutype[2],pj_dcureq,pj_dcutype[1:0]}),
        .dcu_size               (pj_dcusize[1:0]),
        .dcu_dataout            (pj_dataout[31:0]),
        .biu_dcu_ack            (pj_dcuack[1:0]),
        .clk                    (pj_clk_out),
        .reset_l                 (~pj_reset),
        .pj_addr                (pj_address[29:0]),
        .pj_data_out            (pj_data_out[31:0]),
        .pj_data_in             (pj_data_in[31:0]),
        .pj_tv                  (pj_tv),
        .pj_size                (pj_size[1:0]),
        .pj_ale                 (pj_ale),
        .pj_type                (pj_type[3:0]),
        .pj_ack                 (pj_ack[1:0]),
        .sin                    (),
        .so                   	(),
        .sm                         (1'b0)
        );


// memory controller

memc        memc(.decaf_clk(pj_clk),
        .mem_data_bus_in(pj_data_out[31:0]),
        .mem_data_bus_out(pj_data_in[31:0]),
        .mem_addr_bus({2'b0, pj_address[29:0]}),
        .mem_size(pj_size[1:0]),
        .mem_type(pj_type[3:0]),
        .mem_tv(pj_tv),
        .mem_ack(pj_ack[1:0]),
        .reset(pj_reset)
);

// recorder
picoJavaII_pin_recorder picoJavaII_pin_recorder();


// monitors
monitor  monitor(
        .pj_standby		(pj_standby),
        .pj_nmi			(pj_nmi),
        .pj_irl			(pj_irl[3:0]),
        .pj_halt		(pj_halt),
        .pj_resume		(pj_resume),
        .pj_clk			(pj_clk),
        .monitor_end_sim	(monitor_end_sim)
);

endmodule

12
HierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Wed Mar 24 09:44:07 1999
From: /import/jet-pj2-sim/rahim/picoJava-II/sim/env/sys.v

Verilog converted to html by v2html 5.0 (written by Costas Calamvokis).Help