Challenges Facing the Design Engineer

100 MHz minimum speed

Multiple SDRAM protocols

Sufficient address width

Clock flexibility

Resources for future expansion

Small package

HDL entry

Cost control

Minimal programming overhead

Board layout before design is complete

Design time

Three-state flexibility

3.3V/2.5V

이전 슬라이드

다음 슬라이드

첫 슬라이드로 이동

그래픽 버전 보기