HierarchyFilesModulesSignalsTasksFunctionsHelp
Prev12
         //INPUTS
        .dcu_stall		(dcu_stall),
        .icu_hold		(icu_hold),
        .imdr_done_e		(imdr_done_e),
        .fp_rdy_e		(fp_rdy_e),
        .first_cyc_r		(first_cyc_r),
        .first_vld_c		(first_vld_c),
        .smu_hold		(smu_hold),
        .scache_miss		(scache_miss),
        .lduse_hold		(lduse_hold),
        .powerdown_op_e		(iu_powerdown_op_e),
        .kill_powerdown		(kill_powerdown),
        .u_done_l		(udone_l),
        .pj_in_halt		(pj_in_halt),
        .pj_halt		(pj_halt),
	.clk			(clk),
	.reset_l		(reset_l),
	.sm			(),
	.si			(),
	.so			());

	
endmodule // iu

12
HierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Wed Mar 24 09:46:03 1999
From: /import/jet-pj2-sim/rahim/picoJava-II/design/iu/rtl/iu.v

Verilog converted to html by v2html 5.0 (written by Costas Calamvokis).Help