

Xilinx Alliance Series and Foundation Series Features

| Features Included | Alliance Series | | Foundation Series | | | |
|---|-----------------------|---------|--------------------|---------|-----------------------|---------|
| | | | Design Environment | | | |
| | Schematic & Synthesis | | Schematic & ABEL | | Schematic & Synthesis | |
| | ALI-BAS | ALI-STD | FND-BAS | FND-STD | FND-BSX | FND-EXP |
| EDA Libraries and Interfaces for Cadence, Mentor, Synopsys, and ViewLogic | ✓ | ✓ | | | | |
| Turns Engine (Workstation Only) | ✓ | ✓ | | | | |
| Synthesis Constraint Editor and Timing Analyzer | | | | | | ✓ |
| Esperan MasterClass Lite VHDL Tutorial | | | | | ✓ | ✓ |
| HDL Synthesis Tools (ABEL, VHDL, and Verilog) | | | | | ✓ | ✓ |
| HDL Design Tools: HDL Wizard, Context Sensitive Editor, Graphical State Editor, and Language Assistant | | | ✓ | ✓ | ✓ | ✓ |
| Schematic Editor | | | ✓ | ✓ | ✓ | ✓ |
| Simulator (Functional and Timing) | | | ✓ | ✓ | ✓ | ✓ |
| HDL Synthesis Libraries (UniSim and Simprim) | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| Implementation Tools: Design Manager, Flow Engine, Timing Analyzer, Hardware Debugger, LogiBLOX, JTAGProgrammer, PROM File Formatter, Graphical Constraints Editor, Graphical Floorplanner | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| EDIF, VHDL (VITAL), and Verilog Back Annotation | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| LogiBLOX™ Module Generator | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| Xilinx CORE Generator | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| CPLD Devices (XC9500 and XC9500XL) | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| FPGA (Low Density/High Volume Devices): XC4000E/XL (Up to XC4010E/XL) Spartan and SpartanXL (All) XC3000A, XC3000L, XC3100A, XC3100L XC5200 (Up to XC5210) | ✓ | | ✓ | | ✓ | |
| FPGA (Unlimited Device Support): Virtex XC4000E/X (All) Spartan and SpartanXL (All) XC3x00A/L (All) XC5200 (All) | | ✓ | | ✓ | | ✓ |
| Xchecker Cable (Workstation Only) | ✓ | ✓ | | | | |
| JTAG Cable (PC Only) | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |