

## Chapter 2

# Selection Guide

This chapter provides a CLB count for the design elements in each library plus a list of the Relationally Placed Modules (RPMs) by family. It also categorizes, by function, the logic elements that are described in detail in the "Design Elements" sections.

The chapter contains three major sections.

- **"CLB Count"**
- **"Relationally Placed Macros"**
- **"Functional Categories"**

## CLB Count

Configurable Logic Blocks (CLBs) implement most of the logic in an FPGA. The following CLB Count table lists FPGA design elements in alphanumeric order with the number of CLBs needed for their implementation in each applicable library. Refer to the **"Applicable Architectures" section of the "Xilinx Unified Libraries" chapter** for information on the specific device architectures supported in each library.

Each XC5200 CLB contains four independent Logic Cells™ (LCs). In the following table, the numbers in the XC5200 column are the LC4 count.

Each Virtex CLB contains two slices. In the following table, the numbers in the Virtex column are the combined count for the two slices.

**Note:** This information is for reference only. The actual count could vary, depending upon the switch settings of the implementation tools; for example, the effort level in PAR (Place and Route).

<b>Name</b>	<b>XC3000</b>	<b>XC4000E</b>	<b>XC4000X</b>	<b>XC5200*</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
					<b>n</b>	<b>XL</b>	<b>**</b>
ACC4	9	7	7	15	7	7	5
ACC8	17	11	11	27	11	11	9
ACC16	33	19	19	51	19	19	17
ACLK	1	-	-	-	-	-	-
ADD4	5	4	4	10	4	4	3
ADD8	9	6	6	18	6	6	5
ADD16	17	10	10	34	10	10	9
ADSU4	5	4	4	10	4	4	3
ADSU8	9	6	6	18	6	6	5

*Libraries Guide*

ADSU16	17	10	10	34	10	10	9
AND2	1	-	-	1	-	-	1
AND3	1	-	-	1	-	-	1
AND4	1	-	-	1	-	-	1
AND5	1	1	1	2	1	1	1
AND6	2	1	1	2	1	1	1
AND7	2	1	1	3	1	1	1
AND8	2	1	1	3	1	1	2
AND9	2	1	1	4	1	1	2
AND12	-	-	-	4	-	-	2
AND16	-	-	-	5	-	-	2
BRLSHFT4	4	4	4	4	4	4	8
BRLSHFT8	12	12	12	12	12	12	12
BSCAN	-	-	-	3	-	-	-
BUFE	1	-	-	-	-	-	-
BUFE4	1	-	-	-	-	-	-
BUFE8	1	-	-	-	-	-	-
BUFE16	1	-	-	-	-	-	-
BUFG	1	-	-	1	-	-	-
BUFGP	-	-	-	1	-	-	-
BUFGS	-	-	-	1	-	-	-
CB2CE	3	2	2	4	2	2	2
CB2CLE	4	3	3	5	3	3	3
CB2CLED	4	3	3	6	3	3	3
CB2RE	3	2	2	4	2	2	2
CB4CE	4	3	3	6	3	3	3
CB4CLE	7	5	5	9	5	5	5
CB4CLED	8	7	7	10	7	7	6
CB4RE	4	4	4	8	4	4	3
CB8CE	8	6	6	13	6	6	6
CB8CLE	13	10	10	18	10	10	9

*Libraries Guide*

CB8CLEd	14	12	13	22	12	13	12
CB8RE	9	8	8	17	8	8	6
CB16CE	16	12	12	27	12	12	13
CB16CLE	26	18	18	36	18	18	18
CB16CLEd	28	25	25	46	25	25	24
CB16RE	18	18	18	35	18	18	13
CC8CE	-	5	5	18	5	5	8
CC8CLE	-	6	6	19	6	6	9
CC8CLEd	-	11	11	19	11	11	9
CC8RE	-	5	5	18	5	5	9
CC16CE	-	9	9	34	9	9	16
CC16CLE	-	10	10	35	10	10	17
CC16CLEd	-	19	19	35	19	19	17
CC16RE	-	9	9	34	9	9	17
CD4CE	4	3	3	6	3	3	3
CD4CLE	7	5	5	10	5	5	5
CD4RE	5	6	5	9	6	5	3
CD4RLE	10	9	9	17	9	9	7
CJ4CE	2	2	2	4	2	2	2
CJ4RE	2	4	4	4	4	4	2
CJ5CE	3	3	3	5	3	3	3
CJ5RE	3	5	5	5	5	5	3
CJ8CE	4	4	4	8	4	4	4
CJ8RE	4	8	8	8	8	8	4
COMP2	1	1	1	1	1	1	1
COMP4	4	1	1	3	1	1	2
COMP8	9	4	4	5	4	4	3
COMP16	17	9	9	11	9	9	6
COMPM2	3	1	1	5	1	1	1
COMPM4	8	2	2	13	2	2	5

### Libraries Guide

COMPM8	19	8	8	27	8	8	11
COMPM16	39	21	21	64	21	21	24
COMPMC8	-	7	7	18	7	7	8
COMPMC16	-	11	11	34	11	11	16
CR8CE	8	8	8	8	8	8	8
CR16CE	16	16	16	16	16	16	16
CY_INIT	-	-	-	1	-	-	-
CY_MUX	-	-	-	2	-	-	-
D2_4E	2	2	2	4	2	2	2
D3_8E	4	4	4	8	4	4	4
D4_16E	16	16	16	32	16	16	16
DEC_CC4	-	-	-	2	-	-	1
DEC_CC8	-	-	-	3	-	-	1
DEC_CC16	-	-	-	5	-	-	2
DECODE4	-	-	-	2	-	-	1
DECODE8	-	-	-	3	-	-	2
DECODE16	-	-	-	5	-	-	2
DECODE32	-	-	-	9	-	-	4
DECODE64	-	-	-	18	-	-	8
F5_MUX	-	-	-	1	-	-	-
F5MAP	-	-	-	1	-	-	-
FD	1	-	-	1	-	-	-
FD_1	1	-	-	1	-	-	-
FD4CE	4	2	2	4	2	2	2
FD4RE	2	4	4	4	4	4	2
FD8CE	4	4	4	8	4	4	4
FD8RE	4	8	8	8	8	8	4
FD16CE	8	8	8	16	8	8	8
FD16RE	8	16	16	16	16	16	8
FDC	1	1	1	1	1	1	-
FDC_1	1	1	1	1	1	1	-

*Libraries Guide*

FDCE	1	1	1	1	1	1	-
FDCE_1	1	1	1	1	1	1	-
FDP	-	1	1	1	1	1	-
FDP_1	-	1	1	1	1	1	-
FDPE	-	-	-	1	-	-	-
FDPE_1	-	1	1	1	1	1	-
FDR	1	1	1	1	1	1	-
FDRE	1	1	1	1	1	1	-
FDRS	1	1	1	1	1	1	-
FDRSE	1	2	2	3	2	2	-
FDS	1	1	1	1	1	1	-
FDSE	1	1	1	1	1	1	-
FDSR	1	1	1	1	1	1	-
FDSRE	1	2	2	3	2	2	-
FJKC	1	1	1	1	1	1	1
FJKCE	1	1	1	1	1	1	1
FJKP	-	1	1	1	1	1	1
FJKPE	-	1	1	1	1	1	1
FJKRSE	2	2	2	3	2	2	1
FJKSRE	2	2	2	3	2	2	1
FTC	1	1	1	1	1	1	1
FTCE	1	1	1	1	1	1	1
FTCLE	1	1	1	2	1	1	1
FTCLEX	-	-	-	-	-	-	1
FTP	-	1	1	1	1	1	1
FTPE	-	1	1	1	1	1	1
FTPLE	-	1	1	2	1	1	1
FTRSE	1	2	2	3	2	2	1
FTRSLE	3	2	2	4	2	2	2
FTSRE	1	2	2	3	2	2	1
FTSRLE	3	2	2	4	2	2	2

*Libraries Guide*

GCLK	1	-	-	-	-	-	-
IFD	-	-	-	1	-	-	-
IFD_1	-	-	-	1	-	-	-
IFD4	-	-	-	4	-	-	-
IFD8	-	-	-	8	-	-	-
IFD16	-	-	-	16	-	-	-
ILD	-	-	-	1	-	-	1
ILD_1	-	-	-	1	-	-	1
ILD4	-	-	-	4	-	-	2
ILD8	-	-	-	8	-	-	4
ILD16	-	-	-	16	-	-	8
IOPAD	-	-	-	1	-	-	-
LD	-	-	1	1	-	1	-
LD4	-	-	4	-	-	4	2
LD8	-	-	8	-	-	8	4
LD16	-	-	16	-	-	16	8
LD4CE	-	-	4	4	-	4	2
LD8CE	-	-	8	8	-	8	4
LD16CE	-	-	16	16	-	16	8
LD_1	-	-	1	1	-	1	-
LDC	-	-	1	1	-	1	-
LDC_1	-	-	1	1	-	1	-
LDCE	-	-	1	1	-	1	-
LDCE_1	-	-	-	1	-	-	-
LDPE	-	-	1	-	-	1	-
LDPE_1	-	-	1	-	-	1	-
M2_1	1	1	1	1	1	1	1
M2_1B1	1	1	1	1	1	1	1
M2_1B2	1	1	1	1	1	1	1
M2_1E	1	1	1	1	1	1	1
M4_1E	3	1	1	1	1	1	1

*Libraries Guide*

M8_1E	6	3	3	7	3	3	2
M16_1E	11	7	7	14	7	7	5
NAND2	1	-	-	1	-	-	1
NAND3	1	-	-	1	-	-	1
NAND4	1	-	-	1	-	-	1
NAND5	1	1	1	2	1	1	1
NAND6	2	1	1	2	1	1	1
NAND7	2	1	1	3	1	1	1
NAND8	2	1	1	3	1	1	2
NAND9	2	1	1	4	1	1	2
NAND12	-	-	-	4	-	-	2
NAND16	-	-	-	5	-	-	2
NOR2	1	-	-	1	-	-	1
NOR3	1	-	-	1	-	-	1
NOR4	1	-	-	1	-	-	1
NOR5	1	1	1	2	1	1	1
NOR6	2	1	1	2	1	1	1
NOR7	2	1	1	3	1	1	1
NOR8	2	1	1	3	1	1	2
NOR9	2	1	1	4	1	1	2
NOR12	-	-	-	4	-	-	2
NOR16	-	-	-	5	-	-	2
OFD	-	-	-	1	-	-	-
OFD_1	-	-	-	1	-	-	-
OFD4	-	-	-	4	-	-	-
OFD8	-	-	-	8	-	-	-
OFD16	-	-	-	16	-	-	-
OFDE	-	-	-	1	-	-	-
OFDE_1	-	-	-	1	-	-	-
OFDE4	-	-	-	4	-	-	-

## Libraries Guide

OFDE8	-	-	-	8	-	-	-
OFDE16	-	-	-	16	-	-	-
OFDT	-	-	-	1	-	-	-
OFDT_1	-	-	-	1	-	-	-
OFDT4	-	-	-	4	-	-	-
OFDT8	-	-	-	8	-	-	-
OFDT16	-	-	-	16	-	-	-
OR2	1	-	-	1	-	-	1
OR3	1	-	-	1	-	-	1
OR4	1	-	-	1	-	-	1
OR5	1	1	1	2	1	1	1
OR6	2	1	1	2	1	1	1
OR7	2	1	1	3	1	1	1
OR8	2	1	1	3	1	1	2
OR9	2	1	1	3	1	1	2
OR12	-	-	-	4	-	-	2
OR16	-	-	-	5	-	-	2
RAM16X2	-	1	1	-	1	1	-
RAM16X2D	-	2	2	-	2	2	2
RAM16X2S	-	1	1	-	1	1	2
RAM16X4	-	2	2	-	2	2	-
RAM16X4D	-	4	4	-	4	4	4
RAM16X4S	-	2	2	-	2	2	4
RAM16X8	-	4	4	-	4	4	-
RAM16X8D	-	8	8	-	8	8	8
RAM16X8S	-	4	4	-	4	4	8
RAM32X2	-	2	2	-	2	2	-
RAM32X2S	-	2	-	-	2	-	2
RAM32X4	-	4	4	-	4	4	4
RAM32X4S	-	4	4	-	4	4	8
RAM32X8	-	8	8	-	8	8	-



## Libraries Guide

RAM32X8S	-	8	8	-	8	8	-
SOP3	1	1	1	1	1	1	1
SOP4	1	1	1	1	1	1	1
SR4CE	2	2	2	4	2	2	2
SR4CLE	4	3	3	5	3	3	3
SR4CLED	5	5	5	10	5	5	5
SR4RE	2	4	4	4	4	4	2
SR4RLE	6	5	5	9	5	5	3
SR4RLED	7	8	8	14	8	8	5
SR8CE	4	4	4	8	4	4	4
SR8CLE	5	5	5	9	5	5	5
SR8CLED	9	9	9	18	9	9	9
SR8RE	4	8	8	8	8	8	4
SR8RLE	12	9	9	17	9	9	5
SR8RLED	13	9	9	26	9	9	9
SR16CE	8	8	8	16	8	8	8
SR16CLE	9	9	9	17	9	9	9
SR16CLED	17	17	17	34	17	17	17
SR16RE	8	16	16	16	16	16	8
SR16RLE	24	20	20	33	20	20	9
SR16RLED	25	19	19	50	19	19	17
UPAD	-	-	-	1	-	-	-
XNOR2	1	-	-	1	-	-	1
XNOR3	1	-	-	1	-	-	1
XNOR4	1	-	-	1	-	-	1
XNOR5	1	1	1	2	1	1	1
XNOR6	2	1	1	2	1	1	1
XNOR7	2	1	1	3	1	1	1
XNOR8	2	1	1	3	1	1	2
XNOR9	2	1	1	3	1	1	2
XOR2	1	-	-	1	-	-	1

*Libraries Guide*

XOR3	1	-	-	1	-	-	1
XOR4	1	-	-	1	-	-	1
XOR5	1	1	1	2	1	1	1
XOR6	2	1	1	2	1	1	1
XOR7	2	1	1	3	1	1	1
XOR8	2	1	1	3	1	1	2
XOR9	2	1	1	3	1	1	2
X74_42	5	5	5	10	5	5	-
X74_L85	14	9	9	20	9	9	-
X74_138	5	5	5	9	5	5	-
X74_139	2	2	2	4	2	2	-
X74_147	8	6	6	12	6	6	-
X74_148	10	6	6	14	6	6	-
X74_150	11	6	6	13	6	6	-
X74_151	6	3	3	7	3	3	-
X74_152	5	3	3	6	3	3	-
X74_153	6	3	3	6	3	3	-
X74_154	17	16	16	33	16	16	-
X74_157	4	2	2	4	2	2	-
X74_158	4	2	2	4	2	2	-
X74_160	8	6	6	11	6	6	-
X74_161	9	5	5	9	5	5	-
X74_162	8	6	6	13	6	6	-
X74_163	10	9	9	17	9	9	-
X74_164	5	4	4	8	4	4	-
X74_165S	8	5	5	9	5	5	-
X74_168	9	7	7	11	7	7	-
X74_174	7	4	4	6	4	4	-
X74_194	7	5	5	12	5	5	-
X74_195	5	3	3	5	3	3	-
X74_273	9	5	5	8	5	5	-

## Libraries Guide

X74_280	3	2	2	5	2	2	-
X74_283	4	6	6	8	6	6	-
X74_298	4	2	2	4	2	2	-
X74_352	6	3	3	6	3	3	-
X74_377	9	4	4	8	4	4	-
X74_390	3	3	3	4	3	3	-
X74_518	9	4	4	6	4	4	-
X74_521	9	4	4	6	4	4	-

\*LC4 count

\*\*Combined count for the two Virtex slices

- = zero (0) or the component is not applicable for that architecture

## Relationally Placed Macros

This section lists the Relationally Placed Macros (RPMs) by family. RPMs are "soft" macros that contain relative location constraint (RLOC) information. For more details, see the ["Relationally Placed Macros \(RPMs\)" section of the "Attributes, Constraints, and Carry Logic" chapter](#).

The following table lists RPMs (except for CY4\_\* carry mode symbols) by library for easy identification. Refer to the ["Applicable Architectures" section of the "Xilinx Unified Libraries" chapter](#) for information on the specific device architectures supported in each library.

**Note:** The CY4\_\* RPMs are not listed here. To see a list of predefined carry mode names and their corresponding symbols (CY4\_\*), refer to the ["Carry Logic Primitives and Symbols" section of the "Attributes, Constraints, and Carry Logic" chapter](#).

Element Name	XC4000 E	XC4000 X	XC5200	Spartan	Spartan XL	Virtex
ACC4	√	√	√	√	√	√
ACC8	√	√	√	√	√	√
ACC16	√	√	√	√	√	√
ADD4	√	√	√	√	√	√
ADD8	√	√	√	√	√	√
ADD16	√	√	√	√	√	√
ADSU4	√	√	√	√	√	√

### Libraries Guide

ADSU8	√	√	√	√	√	√
ADSU16	√	√	√	√	√	√
AND6						√
AND7						√
AND8	√	√	√	√	√	√
AND9	√	√	√	√	√	√
AND12			√			√
AND16			√			√
CC8CE	√	√	√	√	√	√
CC8CLE	√	√	√	√	√	√
CC8CLED	√	√	√	√	√	√
CC8RE	√	√	√	√	√	√
CC16CE	√	√	√	√	√	√
CC16CLE	√	√	√	√	√	√
CC16CLED	√	√	√	√	√	√
CC16RE	√	√	√	√	√	√
COMPMC8	√	√	√	√	√	√
COMPMC16	√	√	√	√	√	√
CY_INIT			√			
CY_MUX			√			
DECODE4	√	√	√	√	√	√
DECODE8	√	√	√	√	√	√
DECODE16	√	√	√	√	√	√
DECODE32			√			√
DECODE64			√			√
DEC_CC4			√			
DEC_CC8			√			
DEC_CC16			√			

## Libraries Guide

NAND6						√
NAND7						√
NAND8	√	√	√	√	√	√
NAND9	√	√	√	√	√	√
NAND12			√			√
NAND16			√			√
NOR6						√
NOR7						√
NOR8	√	√	√	√	√	√
NOR9	√	√	√	√	√	√
NOR12			√			√
NOR16			√			√
OR6						√
OR7						√
OR8						√
OR9						√
OR12			√			√
OR16			√			√
XNOR6						√
XNOR7						√
XNOR8						√
XNOR9						√
XOR6						√
XOR7						√
XOR8						√
XOR9						√

## Functional Categories

## Libraries Guide

This section categorizes, by function, the logic elements that are described in detail in the "Design Elements" sections. Each category is briefly described. Tables under each category identify all the available elements for the function and indicate which libraries include the element.

Elements are listed in alphanumeric order under each category. There are a number of standard TTL 7400-type functions in the different libraries. All 7400-type functions start with a "X74" prefix and are listed after all other elements. The numeric sequence following the "X74" prefix uses ascending numbers, for example, X74\_42 precedes X74\_138.

A check mark (✓) in the column under the library name means that the element applies to the devices that use that library. (Refer to the **"Applicable Architectures" section of the "Xilinx Unified Libraries" chapter** for information on the specific device families that use each library.) A blank column means that the element does not apply.

The categories are as follows.


- **Arithmetic Functions**
- **Buffers**
- **Comparators**
- **Counters**
- **Data Registers**
- **Decoders**
- **Edge Decoders**
- **Encoders**
- **Flip-Flops**
- **General**
- **Input/Output Flip-Flops**
- **Input/Output Functions**
- **Input Latches**
- **Latches**
- **Logic Primitives**
- **Map Elements**
- **Memory Elements**
- **Multiplexers**
- **Shift Registers**
- **Shifters**

**Note:** When converting your design between FPGA families, use elements that have equivalent functions in each of the architectural families (libraries) to minimize re-designing.

## Arithmetic Functions

There are three types of arithmetic functions: accumulators (ACC), adders (ADD), and adder/subtractors (ADSU). With an ADSU, either unsigned binary or twos-complement operations cause an overflow. If the result crosses the overflow boundary, an overflow is generated. Similarly, when the result crosses the carry-out boundary, a carry-out is generated. The following figure shows the ADSU carry-out and overflow boundaries.

Figure 2-1 ADSU Carry-Out and Overflow Boundaries



X4720

<b>ACC1</b>		1-Bit Loadable Cascadable Accumulator with Carry-In, Carry-Out, and Synchronous Reset					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
				√			

*Libraries Guide*

**ACC4, 8, 16**                      4-, 8-, 16-Bit Loadable Cascadable Accumulators with Carry-In, Carry-Out, and Synchronous Reset

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

**ADD1**                                      1-Bit Full Adder with Carry-In and Carry-Out

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
				√			

**ADD4, 8, 16**                              4-, 8-, 16-Bit Cascadable Full Adders with Carry-In, Carry-Out, and Overflow

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

**ADSU1**                                      1-Bit Cascadable Adder/Subtractor with Carry-In, Carry-Out

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
				√			

**ADSU4, 8, 16**                              4-, 8-, 16-Bit Cascadable Adders/Subtractors with Carry-In, Carry-Out and Overflow

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

**X74\_280**                                      9-Bit Odd/Even Parity Generator/Checker

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>



Libraries Guide

---

√	√	√	√	√	√	√	
---	---	---	---	---	---	---	--

---



---

<b><u>X74_283</u></b>		4-Bit Full Adder with Carry-In and Carry-Out					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---

## Buffers

The buffers in this section route high fan-out signals, 3-state signals, and clocks inside a PLD device. The "**Input/Output Functions**" section later in this chapter covers off-chip interface buffers.

---

<b><u>ACLK</u></b>		Alternate Clock Buffer					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√							

---



---

<b><u>BUF</u></b>		General-Purpose Buffer					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>BUF4, 8, 16</u></b>		General-Purpose Buffers					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
			√				

---



---

<b><u>BUFCF</u></b>		Fast Connect Buffer					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

---

*Libraries Guide*

**BUFE, 4, 8, 16**                      Internal 3-State Buffers with Active High Enable

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√*	√	√	√

\* not supported for XC9500XL devices

**BUFFCLK**                              Global Fast Clock Buffer

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
		√					

**BUFG**                                      Global Clock Buffer

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

**BUFGDLL**                              Clock Delay Locked Loop Buffer

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
							√

**BUFGLE**                                  Global Low Early Clock Buffer

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
		√					

**BUFGLS**                                  Global Low Skew Clock Buffer

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
		√				√	

*Libraries Guide*

---

<b><u>BUFGP</u></b> Primary Global Buffer for Driving Clocks or Longlines (Four per PLD Device)							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√		√		√		√

---



---

<b><u>BUFGS</u></b> Secondary Global Buffer for Driving Clocks or Longlines (Four per PLD Device)							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√		√		√		

---



---

<b><u>BUFGSR</u></b> Global Set/Reset Input Buffer							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
				√			

---



---

<b><u>BUFGTS</u></b> Global Three-State Input Buffer							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
				√			

---



---

<b><u>BUFOD</u></b> Open-Drain Buffer							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√					

---



---

<b><u>BUFT, 4, 8, 16</u></b> Internal 3-State Buffers with Active-Low Enable							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

---

## Libraries Guide

---

√	√	√	√	√*	√	√	√
---	---	---	---	----	---	---	---

---

\* not supported for XC9500XL devices

---



---

<b><u>GCLK</u></b>		Global Clock Buffer					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√							

---

## Comparators

There are two types of comparators, identity (COMP) and magnitude (COMPM).

---

<b><u>COMP2, 4, 8, 16</u></b>		2-, 4-, 8-, 16-Bit Identity Comparators					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√							

---



---

<b><u>COMPM2, 4, 8, 16</u></b>		2-, 4-, 8-, 16-Bit Magnitude Comparators					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√							

---



---

<b><u>COMPMC8, 16</u></b>		8-, 16-Bit Magnitude Comparators					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√	√		√	√	√

---



---

<b><u>X74 L85</u></b>		4-Bit Expandable Magnitude Comparator					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√							

---

---

<b><u>X74_518</u></b>		8-Bit Identity Comparator with Active-Low Enable					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---



---


<b><u>X74_521</u></b>		8-Bit Identity Comparator with Active-Low Enable and Output					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---

## Counters

There are six types of counters with various synchronous and asynchronous inputs. The name of the counter defines the modulo or bit size, the counter type, and which control functions are included. The counter naming convention is shown in the following figure.


**Figure 2-2 Counter Naming Convention**



**X4577**

A carry-lookahead design accommodates large counters without extra gating. On TTL 7400-type counters with trickle clock enable (ENT), parallel clock enable (ENP), and ripple carry-out (RCO), both the ENT and ENP inputs must be High to count. ENT is propagated forward to enable RCO, which produces a High output with the approximate duration of the QA output. The following figure illustrates a carry-lookahead design.

**Figure 2-3 Carry-Lookahead Design**



X4719

The RCO output of the first stage of the ripple carry is connected to the ENP input of the second stage and all subsequent

## Libraries Guide

stages. The RCO output of the second stage and all subsequent stages is connected to the ENT input of the next stage. The ENT of the second stage is always enabled/tied to VCC. CE is always connected to the ENT input of the first stage. This cascading method allows the first stage of the ripple carry to be built as a prescaler. In other words, the first stage is built to count very fast.

---

<b><u>CB2CE, CB4CE,</u></b>		2-, 4-, 8-, 16-Bit Cascadable Binary Counters with Clock Enable and					
<b><u>CB8CE, CB16CE</u></b>		Asynchronous Clear					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>CB2CLE, CB4CLE,</u></b>		2-, 4-, 8-, 16-Bit Loadable Cascadable Binary Counters with Clock					
<b><u>CB8CLE,</u></b>		Enable and Asynchronous Clear					
<b><u>CB16CLE</u></b>							
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>CB2CLED,</u></b>		2-, 4-, 8-, 16-Bit Loadable Cascadable Bidirectional Binary Counters					
<b><u>CB4CLED,</u></b>		with Clock Enable and Asynchronous Clear					
<b><u>CB8CLED,</u></b>							
<b><u>CB16CLED</u></b>							
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>CB2RE, CB4RE,</u></b>		2-, 4-, 8-, 16-Bit Cascadable Binary Counters with Clock Enable and					
<b><u>CB8RE, CB16RE</u></b>		Synchronous Reset					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>CB2RLE, CB4RLE,</u></b>		2-, 4-, 8-, 16-Bit Loadable Cascadable Binary Counters with Clock					
<b><u>CB8RLE,</u></b>		Enable and Synchronous Reset					



*Libraries Guide*

**CB16RLE**

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

√

**CB2X1, CB4X1,**  
**CB8X1, CB16X1**

2-, 4-, 8-, 16-Bit Loadable Cascadable Bidirectional Binary Counters with Clock Enable and Asynchronous Clear

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

√

**CB2X2, CB4X2,**  
**CB8X2, CB16X2**

2-, 4-, 8-, 16-Bit Loadable Cascadable Bidirectional Binary Counters with Clock Enable and Synchronous Reset

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

√

**CC8CE, CC16CE**

8-, 16-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√	√		√	√	√

**CC8CLE,**  
**CC16CLE**

8-, 16-Bit Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√	√		√	√	√

**CC8CLEd,**  
**CC16CLEd**

8-, 16-Bit Loadable Cascadable Bidirectional Binary Counters with Clock Enable and Asynchronous Clear

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
---------------	---------------	---------------	---------------	---------------	----------------	----------------	---------------

*Libraries Guide*

<b>E</b>	<b>X</b>				<b>XL</b>	
√	√	√		√	√	√

**CC8RE, CC16RE**      8-, 16-Bit Cascadable Binary Counters with Clock Enable and Synchronous Reset

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√		√	√	√

**CD4CE**      4-Bit Cascadable BCD Counter with Clock Enable and Asynchronous Clear

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

**CD4CLE**      4-Bit Loadable Cascadable BCD Counter with Clock Enable and Asynchronous Clear

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

**CD4RE**      4-Bit Cascadable BCD Counter with Clock Enable and Synchronous Reset

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

**CD4RLE**      4-Bit Loadable Cascadable BCD Counter with Clock Enable and Synchronous Reset

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

Libraries Guide

---

<b><u>CJ4CE, CJ5CE, CJ8CE</u></b>		4-, 5-, 8-Bit Johnson Counters with Clock Enable and Asynchronous Clear					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>CJ4RE, CJ5RE, CJ8RE</u></b>		4-, 5-, 8-Bit Johnson Counters with Clock Enable and Synchronous Reset					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>CR8CE, CR16CE</u></b>		8-, 16-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>X74_160</u></b>		4-Bit BCD Counter with Parallel and Trickle Enables, Active-Low Load Enable, and Asynchronous Clear					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---



---

<b><u>X74_161</u></b>		4-Bit Binary Counter with Parallel and Trickle Enables, Active-Low Load Enable, and Asynchronous Clear					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---

## Libraries Guide

**X74\_162**                      4-Bit BCD Counter with Parallel and Trickle Enables, Active-Low Load Enable, and Synchronous Reset

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

**X74\_163**                      4-Bit Binary Counter with Parallel and Trickle Enables, Active-Low Load Enable, and Synchronous Reset

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

**X74\_168**                      4-Bit BCD Bidirectional Counter with Parallel and Trickle Clock Enables and Active-Low Load Enable

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

**X74\_390**                      4-Bit BCD/Bi-Quinary Ripple Counter with Negative-Edge Clocks and Asynchronous Clear

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

## Data Registers

There are three TTL 7400-type data registers designed to function exactly as the TTL elements for which they are named.

**X74\_174**                      6-Bit Data Register with Active-Low Asynchronous Clear

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

**X74\_273** 8-Bit Data Register with Active-Low Asynchronous Clear

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
√	√	√	√	√	√	√	


**X74\_377** 8-Bit Data Register with Active-Low Clock Enable

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
√	√	√	√	√	√	√	

## Decoders

Decoder names, shown in the following figure, indicate the number of inputs and outputs and if an enable is available. Decoders with an enable can be used as multiplexers. This group includes some standard TTL 7400-type decoders whose names have an "X74" prefix.

Figure 2-4 Decoder Naming Convention



**X4619**

**D2\_4E** 2- to 4-Line Decoder/Demultiplexer with Enable

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
√	√	√	√	√	√	√	√

**D3\_8E** 3- to 8-Line Decoder/Demultiplexer with Enable

XC3000	XC4000	XC4000	XC5200	XC9000	Spartan	Spartan	Virtex

*Libraries Guide*

	<b>E</b>	<b>X</b>				<b>XL</b>	
√	√	√	√	√	√	√	√

---

**D4\_16E**                      4- to 16-Line Decoder/Demultiplexer with Enable

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---

**DEC\_CC4, 8, 16**                      4-, 8-, 16-Bit Active Low Decoders

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
			√				√

---

**X74\_42**                      4- to 10-Line BCD-to-Decimal Decoder with Active-Low Outputs

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---

**X74\_138**                      3- to 8-Line Decoder/Demultiplexer with Active-Low Outputs and Three Enables

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---

**X74\_139**                      2- to 4-Line Decoder/Demultiplexer with Active-Low Outputs and Active-Low Enable

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

<b><u>X74_154</u></b> 4- to 16-Line Decoder/Demultiplexer with Two Enables and Active-Low Outputs							
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

## Edge Decoders

Edge decoders are open-drain wired-AND gates that are available in different bit sizes.

<b><u>DECODE4, 8, 16</u></b> 4-, 8-, 16-Bit Active-Low Decoders							
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√	√				√

<b><u>DECODE32, 64</u></b> 32- and 64-Bit Active-Low Decoders							
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
			√				√

## Encoders

There are two priority encoders (ENCPR) that function like the TTL 7400-type elements they are named after. There is a 10- to 4-line BCD encoder and an 8- to 3-line binary encoder.


<b><u>X74_147</u></b> 10- to 4-Line Priority Encoder with Active-Low Inputs and Outputs							
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

<b><u>X74_148</u></b> 8- to 3-Line Cascadable Priority Encoder with Active-Low Inputs and Outputs							
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

## Flip-Flops

There are three types of flip-flops (D, J-K, toggle) with various synchronous and asynchronous inputs. Some are available with inverted clock inputs and/or the ability to set in response to global set/reset rather than reset. The naming convention shown in the following figure provides a description for each flip-flop. D-type flip-flops are available in multiples of up to 16 in one macro.

Figure 2-5 Flip-Flop Naming Convention



X4579

<b>FD</b>		D Flip-Flop					
XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
√	√	√	√	√	√	√	√

<b>FD_1</b>		D Flip-Flop with Negative-Edge Clock					
XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
√	√	√	√		√	√	√



Libraries Guide

<b><u>FD4, 8, 16</u></b>		Multiple D Flip-Flops					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√							
<b><u>FD4CE, FD8CE, FD16CE</u></b>		4-, 8-, 16-Bit Data Registers with Clock Enable and Asynchronous Clear					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√
<b><u>FD4RE, FD8RE, FD16RE</u></b>		4-, 8-, 16-Bit Data Registers with Clock Enable and Synchronous Reset					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√
<b><u>FDC</u></b>		D Flip-Flop with Asynchronous Clear					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√
<b><u>FDC_1</u></b>		D Flip-Flop with Negative-Edge Clock and Asynchronous Clear					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√
<b><u>FDCE</u></b>		D Flip-Flop with Clock Enable and Asynchronous Clear					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>

*Libraries Guide*

√      √      √      √      √      √      √      √

---



---

**FDCE\_1**                      D Flip-Flop with Negative-Edge Clock, Clock Enable, and Asynchronous Clear

---

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√		√	√	√

---



---

**FDCP**                              D Flip-Flop with Asynchronous Preset and Clear

---

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
				√			√

---



---

**FDCP\_1**                              D Flip-Flop with Negative-Edge Clock and Asynchronous Preset and Clear

---

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

---



---

**FDCPE**                              D Flip-Flop with Clock Enable and Asynchronous Preset and Clear

---

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
				√			√

---



---

**FDCPE\_1**                              D Flip-Flop with Negative-Edge Clock, Clock Enable, and Asynchronous Preset and Clear

---

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

---

*Libraries Guide*

<b><u>FDE</u></b>		D Flip-Flop with Clock Enable					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

<b><u>FDE_1</u></b>		D Flip-Flop with Negative-Edge Clock and Clock Enable					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

<b><u>FDP</u></b>		D Flip-Flop with Asynchronous Preset					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
	√	√	√	√	√	√	√

<b><u>FDP_1</u></b>		D Flip-Flop with Negative-Edge Clock and Asynchronous Preset					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
	√	√	√		√	√	√

<b><u>FDPE</u></b>		D Flip-Flop with Clock Enable and Asynchronous Preset					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
	√	√	√	√	√	√	√

<b><u>FDPE_1</u></b>		D Flip-Flop with Negative-Edge Clock, Clock Enable, and Asynchronous Preset					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
	√	√	√		√	√	√

*Libraries Guide*

---

<b><u>FDR</u></b> D Flip-Flop with Synchronous Reset							
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>FDR_1</u></b> D Flip-Flop with Negative-Edge Clock and Synchronous Reset							
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

---



---

<b><u>FDRE</u></b> D Flip-Flop with Clock Enable and Synchronous Reset							
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>FDRE_1</u></b> D Flip-Flop with Negative-Clock Edge, Clock Enable, and Synchronous Reset							
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

---



---

<b><u>FDRS</u></b> D Flip-Flop with Synchronous Reset and Synchronous Set							
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>FDRS_1</u></b> D Flip-Flop with Negative-Clock Edge and Synchronous Reset and Set							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>

---

Libraries Guide

<b>E</b>		<b>X</b>		<b>XL</b>			
√							
<hr/>							
<b><u>FDRSE</u></b>		D Flip-Flop with Synchronous Reset and Set and Clock Enable					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
√	√	√	√	√	√	√	√
<hr/>							
<b><u>FDRSE_1</u></b>		D Flip-Flop with Negative-Clock Edge, Synchronous Reset and Set, and Clock Enable					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
√							
<hr/>							
<b><u>FDS</u></b>		D Flip-Flop with Synchronous Set					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
√	√	√	√	√	√	√	√
<hr/>							
<b><u>FDS_1</u></b>		D Flip-Flop with Negative-Edge Clock and Synchronous Set					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
√							
<hr/>							
<b><u>FDSE</u></b>		D Flip-Flop with Clock Enable and Synchronous Set					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
√	√	√	√	√	√	√	√

*Libraries Guide*

---

<b><u>FDSE_1</u></b>		D Flip-Flop with Negative-Edge Clock, Clock Enable, and Synchronous Set					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

---



---

<b><u>FDSR</u></b>		D Flip-Flop with Synchronous Set and Reset					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---



---

<b><u>FDSRE</u></b>		D Flip-Flop with Synchronous Set and Reset and Clock Enable					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---



---

<b><u>FJKC</u></b>		J-K Flip-Flop with Asynchronous Clear					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>FJKCE</u></b>		J-K Flip-Flop with Clock Enable and Asynchronous Clear					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>FJKCP</u></b>		J-K Flip-Flop with Asynchronous Clear and Preset					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>

---

√

*Libraries Guide*

---

**FJKCPE**                      J-K Flip-Flop with Asynchronous Clear and Preset and Clock Enable

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

---

√

---



---

**FJKP**                              J-K Flip-Flop with Asynchronous Preset

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

---

√	√	√	√	√	√	√	√
---	---	---	---	---	---	---	---

---



---

**FJKPE**                              J-K Flip-Flop with Clock Enable and Asynchronous Preset

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

---

√	√	√	√	√	√	√	√
---	---	---	---	---	---	---	---

---



---

**FJKRSE**                              J-K Flip-Flop with Clock Enable and Synchronous Reset and Set

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

---

√	√	√	√	√	√	√	√
---	---	---	---	---	---	---	---

---



---

**FJKSRE**                              J-K Flip-Flop with Clock Enable and Synchronous Set and Reset

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

---

√	√	√	√	√	√	√	√
---	---	---	---	---	---	---	---

---



---

**FTC**                                      Toggle Flip-Flop with Toggle Enable and Asynchronous Clear

*Libraries Guide*

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---

**FTCE**                      Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---

**FTCLE**                      Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Asynchronous Clear

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---

**FTCLEX**                      Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Asynchronous Clear

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√	√		√	√	√

---

**FTCP**                      Toggle Flip-Flop with Toggle Enable and Asynchronous Clear and Preset

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
				√			

---

**FTCPE**                      Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>



*Libraries Guide*

√

---

**FTCPLE**                      Loadable Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

---

√

---

**FTP**                              Toggle Flip-Flop with Toggle Enable and Asynchronous Preset

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√	√	√	√	√	√

---



---

**FTPE**                              Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Preset

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√	√	√	√	√	√

---



---

**FTPLE**                              Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Asynchronous Preset

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√	√	√	√	√	√

---



---

**FTRSE**                              Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
√	√	√	√	√	√	√	√

---

## Libraries Guide

---

<b><u>FTRSLE</u></b>		Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>FTRSRE</u></b>		Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>FTRSLE</u></b>		Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---

## General

General elements include FPGA configuration functions, oscillators, boundary scan logic, and other functions not classified in other sections.

---

<b><u>BSCAN</u></b>		Boundary Scan Logic Control Circuit					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√	√		√	√	

---



---

<b><u>BSCAN_VIRTEX</u></b>		Virtex Boundary Scan Logic Control Circuit					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
							√

---

Libraries Guide

---

**BYPOSC**                      Bypass Oscillator

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

---

√

---



---

**CAPTURE\_VIRTE**                      Virtex Register State Capture for Bitstream Readback

---

**X**

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

---

√

---



---

**CK\_DIV**                                      Internal Multiple-Frequency Clock Divider

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

---

√

---



---

**CLB**    CLB Configuration Symbol

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

---

√

---



---

**CLKDLL**                                      Clock Delay Locked Loop

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

---

√

---



---

**CLKDLLHF**                                      High Frequency Clock Delay Locked Loop

---

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

---

√

---

*Libraries Guide*

---

<b><u>CONFIG</u></b>		Repository for Schematic-Level (Global) Attributes					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>CY_INIT</u></b>		Initialization Stage for Carry Chain					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
			√				

---



---

<b><u>GND</u></b>		Ground-Connection Signal Tag					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>GXTL</u></b>		Crystal Oscillator with ACLK Buffer					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

---



---

<b><u>IOB</u></b>		IOB Configuration Symbol					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

---



---

<b><u>KEEPER</u></b>		KEEPER Symbol					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

---

*Libraries Guide*

---

<b><u>LUT1, 2, 3, 4</u></b>		1-, 2-, 3-, 4-Bit Look-Up-Table with General Output					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√

---



---

<b><u>LUT1_D, LUT2_D, LUT3_D, LUT4_D</u></b>		1-, 2-, 3-, 4-Bit Look-Up-Table with Dual Output					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√

---



---

<b><u>LUT1_L, LUT2_L, LUT3_L, LUT4_L</u></b>		1-, 2-, 3-, 4-Bit Look-Up-Table with Local Output					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√

---



---

<b><u>MD0</u></b>		Mode 0, Input Pad Used for Readback Trigger Input					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√	√				

---



---

<b><u>MD1</u></b>		Mode 1, Output Pad Used for Readback Data Output					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√	√				

---



---

<b><u>MD2</u></b>		Mode 2, Input Pad					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>

---

*Libraries Guide*

	<b>E</b>	<b>X</b>			<b>XL</b>
	√	√	√		

---

**OSC**                      Crystal Oscillator Amplifier

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√						

---

**OSC4**                      Internal 5-Frequency Clock-Signal Generator

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√			√	√	

---

**OSC5**                      Internal Multiple-Frequency Clock-Signal Generator

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
			√				

---

**OSC52**                      Internal Multiple-Frequency Clock-Signal Generator

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
			√				

---

**PULLDOWN**                      Resistor to GND for Input Pads

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√	√		√	√	√

---

**PULLUP**                      Resistor to VCC for Input PADS, Open-Drain, and 3-State Outputs

*Libraries Guide*

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√		√	√	√

---

**READBACK**                      FPGA Bitstream Readback Controller

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√	√		√	√	

---

**STARTUP**                      User Interface to Global Clock, Reset, and 3-State Controls

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√	√		√	√	

---

**STARTUP\_VIRTE  
X**                      Virtex User Interface to Global Clock, Reset, and 3-State Controls

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
							√

---

**TCK**                      Boundary Scan Test Clock Input Pad

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√	√		√	√	

---

**TDI**                      Boundary Scan Test Data Input Pad

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√	√		√	√	

---

<b><u>TDO</u></b> Boundary Scan Data Output Pad							
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√	√		√	√	

---



---

<b><u>TIMEGRP</u></b> Schematic-Level Table of Basic Timing Specification Groups							
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>TIMESPEC</u></b> Schematic-Level Timing Requirement Table							
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>TMS</u></b> Boundary Scan Test Mode Select Input Pad							
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√	√		√	√	

---



---

<b><u>VCC</u></b> VCC-Connection Signal Tag							
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√


---

## Input/Output Flip-Flops

Input/Output flip-flops are configured in IOBs. They include flip-flops whose outputs are enabled by 3-state buffers, flip-flops that can be set upon global set/reset rather than reset, and flip-flops with inverted clock inputs. The naming convention specifies each flip-flop function and is illustrated in the following figure.

**Figure 2-6** Input/Output Flip-Flop Naming Convention





X4580

**IFD, 4, 8, 16**

Single- and Multiple-Input D Flip-Flops

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
√	√	√	√	√	√	√	√

**IFD\_1**

Input D Flip-Flop with Inverted Clock

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
√	√	√	√		√	√	√

**IFDI**

Input D Flip-Flop (Asynchronous Preset)

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
	√	√			√	√	√

**IFDI\_1**

Input D Flip-Flop with Inverted Clock (Asynchronous Preset)

Libraries Guide

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	√

---

**IFDX, 4, 8, 16**      Single- and Multiple-Input D Flip-Flops with Clock Enable

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	√

---

**IFDX\_1**      Input D Flip-Flop with Inverted Clock and Clock Enable

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	√

---

**IFDXI**      Input D Flip-Flop with Clock Enable (Asynchronous Preset)

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	√

---

**IFDXI\_1**      Input D Flip-Flop with Inverted Clock and Clock Enable (Asynchronous Preset)

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	√

---

**OFD, 4, 8, 16**      Single- and Multiple-Output D Flip-Flops

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

*Libraries Guide*

---

<b><u>OFD_1</u></b>		Output D Flip-Flop with Inverted Clock					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√		√	√	√

---



---

<b><u>OFDE, 4, 8, 16</u></b>		D Flip-Flops with Active-High Enable Output Buffers					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>OFDE_1</u></b>		D Flip-Flop with Active-High Enable Output Buffer and Inverted Clock					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√		√	√	√

---



---

<b><u>OFDEI</u></b>		D Flip-Flop with Active-High Enable Output Buffer (Asynchronous Preset)					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
	√	√			√	√	

---



---

<b><u>OFDEI_1</u></b>		D Flip-Flop with Active-High Enable Output Buffer and Inverted Clock (Asynchronous Preset)					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
	√	√			√	√	

---



---

<b><u>OFDEX, 4, 8, 16</u></b>		D Flip-Flops with Active-High Enable Output Buffers and Clock Enable					
-------------------------------	--	--	--	--	--	--	--

---

*Libraries Guide*

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	

---

**OFDEX\_1**                      D Flip-Flop with Active-High Enable Output Buffer, Inverted Clock, and Clock Enable

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	

---

**OFDEXI**                      D Flip-Flop with Active-High Enable Output Buffer and Clock Enable (Asynchronous Preset)

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	

---

**OFDEXI\_1**                      D Flip-Flop with Active-High Enable Output Buffer, Inverted Clock, and Clock Enable (Asynchronous Preset)

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	

---

**OFDI**                              Output D Flip-Flop (Asynchronous Preset)

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	√

---

**OFDI\_1**                              Output D Flip-Flop with Inverted Clock (Asynchronous Preset)

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	√

*Libraries Guide*

---

**OFDT, 4, 8, 16**

Single and Multiple D Flip-Flops with Active-Low 3-State Output Buffers

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---

**OFDT\_1**

D Flip-Flop with Active-Low 3-State Output Buffer and Inverted Clock

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√		√	√	√

---

**OFDTI**

D Flip-Flop with Active-Low 3-State Output Buffer (Asynchronous Preset)

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	

---

**OFDTI\_1**

D Flip-Flop with Active-Low 3-State Output Buffer and Inverted Clock (Asynchronous Preset)

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	

---

**OFDTX, 4, 8, 16**

Single and Multiple D Flip-Flops with Active-Low 3-State Output Buffers and Clock Enable

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	

*Libraries Guide*

<b><u>OFDTX_1</u></b>		D Flip-Flop with Active-Low 3-State Output Buffer, Inverted Clock, and Clock Enable					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
	√	√			√	√	

<b><u>OFDTXI</u></b>		D Flip-Flop with Active-Low 3-State Output Buffer and Clock Enable (Asynchronous Preset)					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
	√	√			√	√	

<b><u>OFDTXI_1</u></b>		D Flip-Flop with Active-Low 3-State Output Buffer, Inverted Clock, and Clock Enable (Asynchronous Preset)					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
	√	√			√	√	

<b><u>OFDX, 4, 8, 16</u></b>		Single- and Multiple-Output D Flip-Flops with Clock Enable					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
	√	√			√	√	√

<b><u>OFDX_1</u></b>		Output D Flip-Flop with Inverted Clock and Clock Enable					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
	√	√			√	√	√

<b><u>OFDXI</u></b>		Output D Flip-Flop with Clock Enable (Asynchronous Preset)					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>

E	X			XL
√	√		√	√

---

**OFDXL\_1**                      Output D Flip-Flop with Inverted Clock and Clock Enable  
(Asynchronous Preset)

XC3000	XC4000	XC4000	XC5200	XC9000	Spartan	Spartan	Virtex
	E	X				XL	
√	√				√	√	√

## Input/Output Functions

Input/Output Block (IOB) resources are configured into various I/O primitives and macros for convenience, such as, output buffers (OBUFs) and output buffers with an enable (OBUFEs). Pads used to connect the circuit to PLD device pins are also included.

Virtex has multiple variants (primitives) to choose from for each selectI/O buffer. The I/O interface for each variant corresponds to a specific I/O standard.

---

**IBUF, 4, 8, 16**                      Single- and Multiple-Input Buffers

XC3000	XC4000	XC4000	XC5200	XC9000	Spartan	Spartan	Virtex
	E	X				XL	
√	√	√	√	√	√	√	√

---

**IBUF\_selectIO**                      Single Input Buffer with Selectable I/O Interface (16 primitives)

XC3000	XC4000	XC4000	XC5200	XC9000	Spartan	Spartan	Virtex
	E	X				XL	
							√

---

**IBUFG\_selectIO**                      Dedicated Input Buffer with Selectable I/O Interface (16 primitives)

XC3000	XC4000	XC4000	XC5200	XC9000	Spartan	Spartan	Virtex
	E	X				XL	
							√

*Libraries Guide*

<b><u>IOBUF_selectIO</u></b>		Bi-Directional Buffer with Selectable I/O Interface (30 primitives)					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

<b><u>IOPAD, 4, 8, 16</u></b>		Single- and Multiple-Input/Output Pads					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

<b><u>IPAD, 4, 8, 16</u></b>		Single- and Multiple-Input Pads					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

<b><u>OBUF, 4, 8, 16</u></b>		Single- and Multiple-Output Buffers					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

<b><u>OBUF_selectIO</u></b>		Single Output Buffer with Selectable I/O Interface (30 primitives)					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

<b><u>OBUFE, 4, 8, 16</u></b>		3-State Output Buffers with Active-High Output Enable					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√



---

<b><u>OBUFT, 4, 8, 16</u></b>		Single and Multiple 3-State Output Buffers with Active Low Output Enable					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>OBUFT_selectIO</u></b>		Single 3-State Output Buffer with Active-Low Output Enable and Selectable I/O Interface (30 primitives)					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
							√

---



---

<b><u>OPAD, 4, 8, 16</u></b>		Single- and Multiple-Output Pads					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>UPAD</u></b>		Connects the I/O Node of an IOB to the Internal PLD Circuit					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√		√	√	√

---

## Input Latches

Single and multiple input latches can hold transient data entering a chip. Input latches use the same naming convention as I/O flip-flops.

---

<b><u>ILD, 4, 8, 16</u></b>		Transparent Input Data Latches					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---

*Libraries Guide*

---

<b><u>ILD_1</u></b> Transparent Input Data Latch with Inverted Gate							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
√	√	√	√		√	√	√

---



---

<b><u>ILDI</u></b> Transparent Input Data Latch (Asynchronous Preset)							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√			√	√	√

---



---

<b><u>ILDI_1</u></b> Transparent Input Data Latch with Inverted Gate (Asynchronous Preset)							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√			√	√	√

---



---

<b><u>ILD_X, 4, 8, 16</u></b> Transparent Input Data Latches							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√			√	√	√

---



---

<b><u>ILD_X_1</u></b> Transparent Input Data Latch with Inverted Gate							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√			√	√	√

---



---

<b><u>ILD_XI</u></b> Transparent Input Data Latch (Asynchronous Preset)							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√			√	√	√

---

*Libraries Guide*

---

<b><u>ILD XI_1</u></b>		Transparent Input Data Latch with Inverted Gate (Asynchronous Preset)					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
	√	√			√	√	√

---



---

<b><u>ILFFX</u></b>		Fast Capture Input Latch					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
		√				√	

---



---

<b><u>ILFFXI</u></b>		Fast Capture Input Latch (Asynchronous Preset)					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
		√				√	

---



---

<b><u>ILFLX</u></b>		Fast Capture Transparent Input Latch					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
		√				√	

---



---

<b><u>ILFLX_1</u></b>		Fast Capture Input Latch with Inverted Gate					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
		√				√	

---



---

<b><u>ILFLXI_1</u></b>		Fast Capture Input Latch with Inverted Gate (Asynchronous Preset)					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>

*Libraries Guide*

E	X	XL
	√	√

## Latches

Latches (LD) are only available in the XC4000X, XC5200, XC9000, SpartanXL, and Virtex architectures. XC3000 and XC4000E latches that existed in previous macro libraries are not recommended for new designs.

<u>LD</u> Transparent Data Latch							
XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
		√	√	√		√	√

<u>LD_1</u> Transparent Data Latch with Inverted Gate							
XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
		√	√			√	√

<u>LD4, 8, 16</u> Multiple Transparent Data Latches							
XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
		√		√		√	√

<u>LDC</u> Transparent Data Latch with Asynchronous Clear							
XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
		√	√			√	√

<u>LDC_1</u> Transparent Data Latch with Asynchronous Clear and Inverted Gate							
XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
		√	√			√	√

*Libraries Guide*

---

<b><u>LDCE</u></b>		Transparent Data Latch with Asynchronous Clear and Gate Enable					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
		√	√			√	√

---



---

<b><u>LDCE_1</u></b>		Transparent Data Latch with Asynchronous Clear, Gate Enable, and Inverted Gate					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
		√	√			√	√

---



---

<b><u>LD4CE, LD8CE, LD16CE</u></b>		Transparent Data Latches with Asynchronous Clear and Gate Enable					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
		√	√			√	√

---



---

<b><u>LDCP</u></b>		Transparent Data Latch with Asynchronous Clear and Preset					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
							√

---



---

<b><u>LDCP_1</u></b>		Transparent Data Latch with Asynchronous Clear and Preset and Inverted Gate					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
							√

---

*Libraries Guide*

<b><u>LDCPE</u></b>		Transparent Data Latch with Asynchronous Clear and Preset and Gate Enable					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√

<b><u>LDCPE_1</u></b>		Transparent Data Latch with Asynchronous Clear and Preset, Gate Enable, and Inverted Gate					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√

<b><u>LDE</u></b>		Transparent Data Latch with Gate Enable					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√

<b><u>LDE_1</u></b>		Transparent Data Latch with Gate Enable and Inverted Gate					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√

<b><u>LDP</u></b>		Transparent Data Latch with Asynchronous Preset					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√

<b><u>LDP_1</u></b>		Transparent Data Latch with Asynchronous Preset and Inverted Gate					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

√

**LDPE** Transparent Data Latch with Asynchronous Preset and Gate Enable

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
		√				√	√

**LDPE\_1** Transparent Data Latch with Asynchronous Preset, Gate Enable, and Inverted Gate

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
		√				√	√

## Logic Primitives

Combinatorial logic gates that implement the basic Boolean functions are available in all architectures with up to five inputs in all combinations of inverted and non-inverted inputs, and with six to nine inputs non-inverted.

**AND2-9** 2- to 9-Input AND Gates with Inverted and Non-Inverted Inputs

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
√	√	√	√	√	√	√	√

**AND12, 16** 12- and 16-Input AND Gates with Non-Inverted Inputs

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
			√				√

**INV, 4, 8, 16** Single and Multiple Inverters

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex

*Libraries Guide*

---

√	√	√	√	√	√	√	√
---	---	---	---	---	---	---	---

---



---

**MULT\_AND**                      Fast Multiplier AND

---

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
---------------	---------------------------	---------------------------	---------------	---------------	----------------	-----------------------------	---------------

---

√

---



---

**NAND2-9**                      2- to 9-Input NAND Gates with Inverted and Non-Inverted  
Inputs

---

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
---------------	---------------------------	---------------------------	---------------	---------------	----------------	-----------------------------	---------------

---

√	√	√	√	√	√	√	√
---	---	---	---	---	---	---	---

---



---

**NAND12, 16**                      12- and 16-Input NAND Gates with Non-Inverted Inputs

---

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
---------------	---------------------------	---------------------------	---------------	---------------	----------------	-----------------------------	---------------

---

	√						√
--	---	--	--	--	--	--	---

---



---

**NOR2-9**                      2- to 9-Input NOR Gates with Inverted and Non-Inverted  
Inputs

---

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
---------------	---------------------------	---------------------------	---------------	---------------	----------------	-----------------------------	---------------

---

√	√	√	√	√	√	√	√
---	---	---	---	---	---	---	---

---



---

**NOR12, 16**                      12 and 16-Input NOR Gates with Non-Inverted Inputs

---

<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
---------------	---------------------------	---------------------------	---------------	---------------	----------------	-----------------------------	---------------

---

	√						√
--	---	--	--	--	--	--	---

---



---

**OAND2**                      2-Input AND Gate with Invertible Inputs

---



*Libraries Guide*

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
		√				√	

---

**ONAND2**                      2-Input NAND Gate with Invertible Inputs

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
		√				√	

---

**ONOR2**                      2-Input NOR Gate with Invertible Inputs

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
		√				√	

---

**OOR2**                      2-Input OR Gate with Invertible Inputs

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
		√				√	

---

**OR2-9**                      2- to 9-Input OR Gates with Inverted and Non-Inverted Inputs

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---

**OR12, 16**                      12- and 16-Input OR Gates with Non-Inverted Inputs

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
			√				√

*Libraries Guide*

**OXNOR2**                      2-Input Exclusive-NOR Gate with Invertible Inputs

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
		√				√	

**OXOR2**                      2-Input Exclusive-OR Gate with Invertible Inputs

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
		√				√	

**SOP3-4**                      Sum of Products

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
√	√	√	√	√	√	√	√

**WAND1, 4, 8, 16**              Open-Drain Buffers

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√					

**WOR2AND**                      2-Input OR Gate with Wired-AND Open-Drain Buffer Output

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√					

**XNOR2-9**                      2- to 9-Input XNOR Gates with Non-Inverted Inputs

<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
√	√	√	√	√	√	√	√

## Libraries Guide

<b><u>XOR2-9</u></b>		2- to 9-Input XOR Gates with Non-Inverted Inputs					
<b>XC3000</b>	<b>XC4000</b> E	<b>XC4000</b> X	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> XL	<b>Virtex</b>
√	√	√	√	√	√	√	√

<b><u>XORCY</u></b>		XOR for Carry Logic with General Output					
<b>XC3000</b>	<b>XC4000</b> E	<b>XC4000</b> X	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> XL	<b>Virtex</b>
							√

<b><u>XORCY_D</u></b>		XOR for Carry Logic with Dual Output					
<b>XC3000</b>	<b>XC4000</b> E	<b>XC4000</b> X	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> XL	<b>Virtex</b>
							√

<b><u>XORCY_L</u></b>		XOR for Carry Logic with Local Output					
<b>XC3000</b>	<b>XC4000</b> E	<b>XC4000</b> X	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> XL	<b>Virtex</b>
							√

## Map Elements

Map elements are used in conjunction with logic symbols to constrain the logic to particular CLBs or particular F or H function generators.

<b><u>CLBMAP</u></b>		Logic-Partitioning Control Symbol					
<b>XC3000</b>	<b>XC4000</b> E	<b>XC4000</b> X	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> XL	<b>Virtex</b>
							√

<b><u>F5MAP</u></b>		5-Input Function Partitioning Control Symbol					
<b>XC3000</b>	<b>XC4000</b> E	<b>XC4000</b> X	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> XL	<b>Virtex</b>

---

√

---

<b>FMAP</b>		F Function Generator Partitioning Control Symbol					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√	√		√	√	√

<b>HMAP</b>		H Function Generator Partitioning Control Symbol					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	

## Memory Elements

The XC4000 and Spartan series architectures have a number of static RAM configurations defined as macros. In the Virtex architecture, they are defined as primitives. These 16- or 32-word RAMs are 1, 2, 4, and 8 bits wide. There are two ROMs in the XC4000 and Spartan series architectures, 16X1 and 32X1.

The Virtex series has dedicated blocks of on-chip 4096-bit single-port and dual-port synchronous RAM. Each port is configured to a specific data width. There are five single-port block RAM primitives and 30 dual-port block RAM primitives.

<b>RAM16X1</b>		16-Deep by 1-Wide Static RAM					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√					

<b>RAM16X1D</b>		16-Deep by 1-Wide Static Dual Port Synchronous RAM					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
	√	√			√	√	√

<b>RAM16X1D_1</b>		16-Deep by 1-Wide Static Dual Port Synchronous RAM with Negative-Edge Clock					
-------------------	--	---	--	--	--	--	--

Libraries Guide

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
							√

**RAM16X1S** 16-Deep by 1-Wide Static Synchronous RAM

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
	√	√			√	√	√

**RAM16X1S\_1** 16-Deep by 1-Wide Static Synchronous RAM with Negative-Edge Clock

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
							√

**RAM16X2** 16-Deep by 2-Wide Static RAM

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
	√	√					

**RAM16X2D** 16-Deep by 2-Wide Static Dual Port Synchronous RAM

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
	√	√			√	√	√

**RAM16X2S** 16-Deep by 2-Wide Static Synchronous RAM

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
	√	√			√	√	√

Libraries Guide

**RAM16X4** 16-Deep by 4-Wide Static RAM

XC3000	XC4000	XC4000	XC5200	XC9000	Spartan	Spartan	Virtex
	E	X				XL	
	√	√					

**RAM16X4D** 16-Deep by 4-Wide Static Dual Port Synchronous RAM

XC3000	XC4000	XC4000	XC5200	XC9000	Spartan	Spartan	Virtex
	E	X				XL	
	√	√			√	√	√

**RAM16X4S** 16-Deep by 4-Wide Static Synchronous RAM

XC3000	XC4000	XC4000	XC5200	XC9000	Spartan	Spartan	Virtex
	E	X				XL	
	√	√			√	√	√

**RAM16X8** 16-Deep by 8-Wide Static RAM

XC3000	XC4000	XC4000	XC5200	XC9000	Spartan	Spartan	Virtex
	E	X				XL	
	√	√					

**RAM16X8D** 16-Deep by 8-Wide Static Dual Port Synchronous RAM

XC3000	XC4000	XC4000	XC5200	XC9000	Spartan	Spartan	Virtex
	E	X				XL	
	√	√			√	√	√

**RAM16X8S** 16-Deep by 8-Wide Static Synchronous RAM

XC3000	XC4000	XC4000	XC5200	XC9000	Spartan	Spartan	Virtex
	E	X				XL	
	√	√			√	√	√

Libraries Guide

<b><u>RAM32X1</u></b>		32-Deep by 1-Wide Static RAM					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√					

<b><u>RAM32X1S</u></b>		32-Deep by 1-Wide Static Synchronous RAM					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√			√	√	√

<b><u>RAM32X1S_1</u></b>		32-Deep by 1-Wide Static Synchronous RAM with Negative-Edge Clock					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√

<b><u>RAM32X2</u></b>		32-Deep by 2-Wide Static RAM					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√					

<b><u>RAM32X2S</u></b>		32-Deep by 2-Wide Static Synchronous RAM					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√			√	√	√

<b><u>RAM32X4</u></b>		32-Deep by 4-Wide Static RAM					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√					

Libraries Guide

---

<b><u>RAM32X4S</u></b>		32-Deep by 4-Wide Static Synchronous RAM					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√			√	√	√

---



---

<b><u>RAM32X8</u></b>		32-Deep by 8-Wide Static RAM					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√					

---



---

<b><u>RAM32X8S</u></b>		32-Deep by 8-Wide Static Synchronous RAM					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√			√	√	√

---



---

<b><u>RAMB4_Sn</u></b>		4096-Bit Single-Port Synchronous Block RAM with Port Width (n) Configured to 1, 2, 4, 8, or 16 Bits (5 primitives)					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√

---



---

<b><u>RAMB4_Sn_Sn</u></b>		4096-Bit Dual-Port Synchronous Block RAM with Port Width (n) Configured to 1, 2, 4, 8, or 16 Bits (30 primitives)					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√

---



---

<b><u>ROM16X1</u></b>		16-Deep by 1-Wide ROM					
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	

---




	√	√			√	√	
<hr/>							
<hr/>							
<b>ROM32X1</b>	32-Deep by 1-Wide ROM						
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
	√	√			√	√	

## Multiplexers

The multiplexer naming convention shown in the following figure indicates the number of inputs and outputs and if an enable is available. There are a number of TTL 7400-type multiplexers that have active-Low or inverted outputs.

Figure 2-7 Multiplexer Naming Convention



<hr/>							
<b>CY_MUX</b>	2-to-1 Multiplexer for Carry Logic						
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
			√				

<hr/>							
<b>F5_MUX</b>	2-to-1 Lookup Table Multiplexer						
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
			√				

*Libraries Guide*

<b><u>M2_1</u></b>		2-to-1 Multiplexer					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

<b><u>M2_1B1</u></b>		2-to-1 Multiplexer with D0 Inverted					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

<b><u>M2_1B2</u></b>		2-to-1 Multiplexer with D0 and D1 Inverted					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

<b><u>M2_1E</u></b>		2-to-1 Multiplexer with Enable					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

<b><u>M4_1E</u></b>		4-to-1 Multiplexer with Enable					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

<b><u>M8_1E</u></b>		8-to-1 Multiplexer with Enable					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

Libraries Guide

<b><u>M16_1E</u></b>		16-to-1 Multiplexer with Enable					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

<b><u>MUXCY</u></b>		2-to-1 Multiplexer for Carry Logic with General Output					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

<b><u>MUXCY_D</u></b>		2-to-1 Multiplexer for Carry Logic with Dual Output					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

<b><u>MUXCY_L</u></b>		2-to-1 Multiplexer for Carry Logic with Local Output					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

<b><u>MUXF5</u></b>		2-to-1 Lookup Table Multiplexer with General Output					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

<b><u>MUXF5_D</u></b>		2-to-1 Lookup Table Multiplexer with Dual Output					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

*Libraries Guide*

<b><u>MUXF5_L</u></b> 2-to-1 Lookup Table Multiplexer with Local Output							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√
<b><u>MUXF6</u></b> 2-to-1 Lookup Table Multiplexer with General Output							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√
<b><u>MUXF6_D</u></b> 2-to-1 Lookup Table Multiplexer with Dual Output							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√
<b><u>MUXF6_L</u></b> 2-to-1 Lookup Table Multiplexer with Local Output							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
							√
<b><u>OMUX2</u></b> 2-to-1 Multiplexer							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
		√				√	
<b><u>X74_150</u></b> 16-to-1 Multiplexer with Active-Low Enable and Output							
<b>XC3000</b>	<b>XC4000</b>	<b>XC4000</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b>	<b>Virtex</b>
	<b>E</b>	<b>X</b>				<b>XL</b>	
√	√	√	√	√	√	√	

*Libraries Guide*

---

<b><u>X74_151</u></b>		8-to-1 Multiplexer with Active-Low Enable and Complementary Outputs					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---



---

<b><u>X74_152</u></b>		8-to-1 Multiplexer with Active-Low Output					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---



---

<b><u>X74_153</u></b>		Dual 4-to-1 Multiplexer with Active-Low Enables and Common Select Input					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---



---

<b><u>X74_157</u></b>		Quadruple 2-to-1 Multiplexer with Common Select and Active-Low Enable					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---



---

<b><u>X74_158</u></b>		Quadruple 2-to-1 Multiplexer with Common Select, Active-Low Enable, and Active-Low Outputs					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---



---

<b><u>X74_298</u></b>		Quadruple 2-Input Multiplexer with Storage and Negative-Edge Clock					
-----------------------	--	--	--	--	--	--	--

---

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
√	√	√	√	√	√	√	


**X74\_352** Dual 4-to-1 Multiplexer with Active-Low Enables and Outputs

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
√	√	√	√	√	√	√	

## Shift Registers

Shift registers are available in a variety of sizes and capabilities. The naming convention shown in the following figure illustrates available features.

Figure 2-8 Shift Register Naming Convention



**X4578**

**SR4CE, SR8CE, SR16CE** 4-, 8-, 16-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear

XC3000	XC4000 E	XC4000 X	XC5200	XC9000	Spartan	Spartan XL	Virtex
√	√	√	√	√	√	√	√

Libraries Guide

---

<b><u>SR4CLE, SR8CLE, SR16CLE</u></b>		4-, 8-, 16-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>SR4CLEd, SR8CLEd, SR16CLEd</u></b>		4-, 8-, 16-Bit Shift Registers with Clock Enable and Asynchronous Clear					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>SR4RE, SR8RE, SR16RE</u></b>		4-, 8-, 16-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>SR4RLE, SR8RLE, SR16RLE</u></b>		4-, 8-, 16-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---



---

<b><u>SR4RLEd, SR8RLEd, SR16RLEd</u></b>		4-, 8-, 16-Bit Shift Registers with Clock Enable and Synchronous Reset					
<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√

---

Libraries Guide

---

<b><u>SRL16</u></b>		16-Bit Shift Register Look-Up-Table (LUT)					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

---



---

<b><u>SRL16_1</u></b>		16-Bit Shift Register Look-Up-Table (LUT) with Negative-Clock Edge					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

---



---

<b><u>SRL16E</u></b>		16-Bit Shift Register Look-Up-Table (LUT) with Clock Enable					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

---



---

<b><u>SRL16E_1</u></b>		16-Bit Shift Register Look-Up-Table (LUT) with Negative-Edge Clock and Clock Enable					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
							√

---



---

<b><u>X74_164</u></b>		8-Bit Serial-In Parallel-Out Shift Register with Active-Low Asynchronous Clear					
<b>XC3000</b>	<b>XC4000</b> <b>E</b>	<b>XC4000</b> <b>X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan</b> <b>XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---



---

<b><u>X74_165S</u></b>		8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register with Clock Enable					
------------------------	--	---	--	--	--	--	--

---



## Libraries Guide

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---

**X74\_194**                      4-Bit Loadable Bidirectional Serial/Parallel-In Parallel-Out Shift Register

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

---

**X74\_195**                      4-Bit Loadable Serial/Parallel-In Parallel-Out Shift Register

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	

## Shifters

Shifters are barrel shifters (BRLSHFT) of four and eight bits.

---

**BRLSHFT4, 8**                      4-, 8-Bit Barrel Shifters

<b>XC3000</b>	<b>XC4000 E</b>	<b>XC4000 X</b>	<b>XC5200</b>	<b>XC9000</b>	<b>Spartan</b>	<b>Spartan XL</b>	<b>Virtex</b>
√	√	√	√	√	√	√	√